As part of our innovative research team, you will take full ownership of schematic-to-layout implementation, top-level integration, and layout sign-off-ensuring best-in-class performance, reliability, and manufacturability. * Conduct full physical verification (DRC, LVS, Antenna, Density, ERC, EMIR & PEX) and ensure compliance with foundry and reliability standards.
plus