•Analyse system and functional requirements and translate them into clear and efficient HDL designs •Apply FPGA design techniques such as clock domain crossing (CDC), efficient use of hardened FIFO, memory, and DSP blocks, fixed-point arithmetic, static timing analysis, and constraint management
plus